Reversible computing, a new paradigm in computing, has TABLE I recently come to the forefront of many researchers' interest.
THE TRUTH TABLE OF A 3x3 REVERSIBLE FUNCTION. The primary reason for this is the increasing demands for II. BACKGROUND lower power devices. As our computing demands become more complex, the power requirements tend to increase. At A Reversible Logic the same time our society is moving more and more towards Before discussing sequential reversible logic we first present computing devices that are both small and mobile. Both of the basic concepts underlying the idea of reversible logic. these demand that devices use lower power. Thus the industry According to Shende et al. [3] , is coming to an impasse. are given in numerical order from 0 to 2`1 then we can However, despite the great potential of reversible logic and list simply the decimal numbering of the outputs, in this case these endorsements from the leaders in the field, little to 0,1, 3, 2, 4, 5, 7, 6 . This is only possible because the function no work has been done in this area of sequential reversible is bijective, and thus there is only one input combination logic. Many researchers are investigating combinational logic resulting in any given output combination. synthesis techniques but have seemed to overlook the necessity Table II lists the behaviour of each of the most commonly of memory elements if one is planning to implement many of used reversible gates. The behaviour describes how each input our day to day circuits in reversible technologies.
becomes transformed to produce the outputs when the gate is This paper visits the small amount of existing work in the applied. For instance, if the input values for x, y and z are area, and extends this work to introduce a new reversible 110 then the output values will be x,y, xy @ z or 111 after implementation of the RS-latch. We then go on to present the Toffoli gate is applied. flip-flop implementations based on this latch. We hope that
The symbols for the gates used in this paper are shown in this work will begin to fill the gap in this area of research. Table III . Fredkin gate to build this latch, as shown in Figure 2 . Our (stable) paper also concentrates on the use of a basic memory element As pointed out in the previous section, fan-out is required for Picton's model of a RS-latch built using two Fredkin shown in Table IV (B) we achieve a reversible function which gates. An examination of the functionality of this latch leads happens to match the behaviour of the Toffoli gate. We can to a relatively simple, almost cosmetic solution; instead of thus implement the RS-latch as shown in Figure 41 . requiring fan-out from the Q and Q signals to both the outputs and back to the inputs, why not use the outputs of the 1The second implementation was suggested by Dr. Michael Miller. Table V structures with behaviours equivalent to the other elements equivalent reversible implementation for the D flip-flop. in the master-slave flip-flop then these can be combined to create a reversible implementation. A Toffoli gate can be used 3) JK flip-flop: In many cases it is desirable to be able to for the AND structures, leaving only the problem of fan-out. retain the value of Q in the memory element, or even to negate In Figure 5 (C) the fan-out from the clock is generated through it. The JK flip-flop allows this by making use of additional the use of a Fredkin gate, which gives two identical outputs feedback. The behaviour is then as defined in Figure 7 (A). and one output that is the negation of the other two. This is Figure 7 also shows a traditional implementation of this flipuseful since we also need a negated clock output, which is then flop and an equivalent reversible implementation. In addition, the process followed in this paper is fairly pedantic; we simply used known traditional logic implementa-(C) tions for sequential elements and replaced each of the internal Figure 8 also 
